

Fig. 1

Fig. 2





Fig. 3



50




Fig. 4


row address MOD 8	Row Strobe logic conditions
0	$SDTRW_A[0] = RS[0]$
	$SDTRW_B[0] = \sim D8.RS[0]$
	$SDTRW_C[0] = (D32+D64).RS[0]$
	$SDTRW_D[0] = D64.RS[0]$
1	$SDTRW_A[1] = (D8+D64).RS[1]$
	$SDTRW_B[1] = (D16+D64).RS[1]$
	$SDTRW_C[1] = (D32+D64).RS[1]$
	$SDTRW_D[1] = D64.RS[1]$
2	$SDTRW_A[2] = \sim D16.RS[2]$
	$SDTRW_B[2] = (D16+D64).RS[2]$
	$SDTRW_C[2] = (D32+D64).RS[2]$
	$SDTRW_D[2] = D64.RS[2]$
3	$SDTRW_A[3] = (D8+D64).RS[3]$
	$SDTRW_B[3] = \sim D8.RS[3]$
	$SDTRW_C[3] = (D32+D64).RS[3]$
	$SDTRW_D[3] = D64.RS[3]$
4	$SDTRW_A[4] = (D8+D64).RS[4]$
	$SDTRW_B[4] = \sim D8.RS[4]$
	$SDTRW_C[4] = (D32+D64).RS[4]$
	$SDTRW_D[4] = D64.RS[4]$
5	$SDTRW_A[5] = \sim D16.RS[5]$
	$SDTRW_B[5] = (D16+D64).RS[5]$
	$SDTRW_C[5] = (D32+D64).RS[5]$
	$SDTRW_D[5] = D64.RS[5]$
6	$SDTRW_A[6] = (D8+D64).RS[6]$
	$SDTRW_B[6] = (D16+D64).RS[6]$
	$SDTRW_C[6] = (D32+D64).RS[6]$
	$SDTRW_D[6] = D64.RS[6]$
7	$SDTRW_A[7] = RS[7]$
	$SDTRW_B[7] = \sim D8.RS[7]$
	$SDTRW_C[7] = (D32+D64).RS[7]$
	$SDTRW_D[7] = D64.RS[7]$

Table 2

Fig. 5

Fig. 6

✓ 56






Fig. 7

byte address	column address	Row Strobe logic conditions
0	7..0	PDTEN_A[7..0] = BS[0].CS[7..0]
		PDTEN_B[7..0] = ~D8. BS[0].CS[7..0]
		PDTEN_C[7..0] = (D32+D64). BS[0].CS[7..0]
		PDTEN_D[7..0] = D64. BS[0].CS[7..0]
1	15..8	PDTEN_A[15..8] = (D8+D64). BS[1].CS[15..8]
		PDTEN_B[15..8] = ~D8. BS[1].CS[15..8]
		PDTEN_C[15..8] = (D32+D64). BS[1].CS[15..8]
		PDTEN_D[15..8] = D64. BS[1].CS[15..8]
2	24..16	PDTEN_A[24..16] = ~D16. BS[2].CS [24..16]
		PDTEN_B[24..16] = (D16+D64). BS[2].CS [24..16]
		PDTEN_C[24..16] = (D32+D64). BS[2].CS [24..16]
		PDTEN_D[24..16] = D64. BS[2].CS [24..16]
3	31..25	PDTEN_A[31..25] = (D8+D64). BS[3].CS [31..25]
		PDTEN_B[31..25] = ~D8. BS[3].CS [31..25]
		PDTEN_C[31..25] = (D32+D64). BS[3].CS [31..25]
		PDTEN_D[31..25] = D64. BS[3].CS [31..25]
4	39..32	PDTEN_A[31..25] = (D8+D64). BS[4].CS [39..32]
		PDTEN_B[31..25] = ~D8. BS[3].CS [39..32]
		PDTEN_C[31..25] = (D32+D64). BS[4].CS [39..32]
		PDTEN_D[31..25] = D64. BS[4].CS [39..32]
5	47..40	PDTEN_A[24..16] = ~D16. BS[5].CS [47..40]
		PDTEN_B[24..16] = (D16+D64). BS[5].CS [47..40]
		PDTEN_C[24..16] = (D32+D64). BS[5].CS [47..40]
		PDTEN_D[24..16] = D64. BS[5].CS [47..40]
6	55..48	PDTEN_A[15..8] = (D8+D64). BS[6].CS[55..48]
		PDTEN_B[15..8] = ~D8. BS[6].CS[55..48]
		PDTEN_C[15..8] = (D32+D64). BS[6].CS[55..48]
		PDTEN_D[15..8] = D64. BS[6].CS[55..48]
7	63..56	PDTEN_A[7..0] = BS[7].CS[63..56]
		PDTEN_B[7..0] = ~D8. BS[7].CS[63..56]
		PDTEN_C[7..0] = (D32+D64). BS[7].CS[63..56]
		PDTEN_D[7..0] = D64. BS[7].CS[63..56]

Table 4

Fig. 8




Fig. 9